"Fault and test-process modelling for integrated circuits."

Juraj Povazanec, Vladislav Musil (1997)

> Home

Details and statistics

DOI: —

access: unavailable

type: Journal Article

metadata version: 2020-05-19

- no documents available
- export record
  dblp key:
  - journals/jsa/PovazanecM97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/PovazanecM97
Juraj Povazanec, Vladislav Musil:
Fault and test-process modelling for integrated circuits. J. Syst. Archit. 43(1-5): 123-127 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.