"Hybrid functional- and instruction-level power modeling for embedded and ..."

Holger Blume et al. (2007)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2007.01.002

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/BlumeBRBBN07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/BlumeBRBBN07
Holger Blume, Daniel Becker, Lisa Rotenberg, Martin Botteck, Jörg Brakensiek, Tobias G. Noll:
Hybrid functional- and instruction-level power modeling for embedded and heterogeneous processor architectures. J. Syst. Archit. 53(10): 689-702 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.