"Improved 32-bit Conditional Sum Adder for Low-Power High-Speed Applications."

Kuo-Hsing Cheng, Shun-Wen Cheng (2006)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2021-07-16

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/ChengC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/ChengC06
Kuo-Hsing Cheng, Shun-Wen Cheng:
Improved 32-bit Conditional Sum Adder for Low-Power High-Speed Applications. J. Inf. Sci. Eng. 22(4): 975-989 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.