"A 1.8 V 0.18-μm 1 GHz CMOS Fast-Lock Phase-Locked Loop using a ..."

Kwang-Hun Lee, Young-Chan Jang (2012)

> Home

Details and statistics

DOI: 10.6109/JICCE.2012.10.2.187

access: open

type: Journal Article

metadata version: 2021-02-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jicce/LeeJ12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jicce/LeeJ12
Kwang-Hun Lee, Young-Chan Jang:
A 1.8 V 0.18-μm 1 GHz CMOS Fast-Lock Phase-Locked Loop using a Frequency-to-Digital Converter. J. Inform. and Commun. Convergence Engineering 10(2): 187-193 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.