"Timing-Optimized Hardware Implementation to Accelerate Polynomial ..."

Eros Camacho-Ruiz et al. (2021)

> Home

Details and statistics

DOI: 10.1145/3445979

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jetc/Camacho-RuizSBM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/Camacho-RuizSBM21
Eros Camacho-Ruiz, Santiago Sánchez-Solano, Piedad Brox, Macarena C. Martínez-Rodríguez:
Timing-Optimized Hardware Implementation to Accelerate Polynomial Multiplication in the NTRU Algorithm. ACM J. Emerg. Technol. Comput. Syst. 17(3): 35:1-35:16 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.