"A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP ..."

Chua-Chin Wang et al. (2020)

> Home

Details and statistics

DOI: 10.1142/S0218126620500954

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/WangHWH20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/WangHWH20
Chua-Chin Wang, Zong-You Hou, Deng-Shian Wang, Chia-Lung Hsieh:
A Single-Ended 28-nm CMOS 6T SRAM Design with Read-assist Path and PDP Reduction Circuitry. J. Circuits Syst. Comput. 29(6): 2050095:1-2050095:18 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.