"VLSI Implementation of Low Power High Speed ECC Processor Using Versatile ..."

M. Srinivasan, G. M. Tamilselvan (2017)

> Home

Details and statistics

DOI: 10.1142/S0218126617501146

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/SrinivasanT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/SrinivasanT17
M. Srinivasan, G. M. Tamilselvan:
VLSI Implementation of Low Power High Speed ECC Processor Using Versatile Bit Serial Multiplier. J. Circuits Syst. Comput. 26(7): 1750114:1-1750114:22 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.