"Design and Implementation of 32-Bit High Valency Jackson Adders."

N. Poornima, V. S. Kanchana Bhaaskaran (2017)

> Home

Details and statistics

DOI: 10.1142/S0218126617501237

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/PoornimaB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/PoornimaB17
N. Poornima, V. S. Kanchana Bhaaskaran:
Design and Implementation of 32-Bit High Valency Jackson Adders. J. Circuits Syst. Comput. 26(7): 1750123:1-1750123:18 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.