"An Energy Efficient Logic Approach to Implement CMOS Full Adder."

Pankaj Kumar, Rajender Kumar Sharma (2017)

> Home

Details and statistics

DOI: 10.1142/S0218126617500840

access: closed

type: Journal Article

metadata version: 2020-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/KumarS17a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/KumarS17a
Pankaj Kumar, Rajender Kumar Sharma:
An Energy Efficient Logic Approach to Implement CMOS Full Adder. J. Circuits Syst. Comput. 26(5): 1750084:1-1750084:20 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.