"Optimizing FPGA-Based Convolutional Neural Network Performance."

Chi-Chou Kao (2023)

> Home

Details and statistics

DOI: 10.1142/S0218126623502547

access: closed

type: Journal Article

metadata version: 2024-03-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/Kao23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/Kao23
Chi-Chou Kao:
Optimizing FPGA-Based Convolutional Neural Network Performance. J. Circuits Syst. Comput. 32(15): 2350254:1-2350254:19 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.