"Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic ..."

Manash Chanda, Swapnadip De, Chandan Kumar Sarkar (2015)

> Home

Details and statistics

DOI: 10.1142/S0218126615501601

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/ChandaDS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/ChandaDS15
Manash Chanda, Swapnadip De, Chandan Kumar Sarkar:
Design and Analysis of 32-Bit CLA Using Energy Efficient Adiabatic Logic for Ultra-Low-Power Application. J. Circuits Syst. Comput. 24(10): 1550160:1-1550160:20 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.