"Hardware Rough Set Processor Parallel Architecture in FPGA for Finding ..."

Maciej Kopczynski, Tomasz Grzes (2021)

> Home

Details and statistics

DOI: 10.2478/JAISCR-2021-0007

access: open

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/jaiscr/KopczynskiG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jaiscr/KopczynskiG21
Maciej Kopczynski, Tomasz Grzes:
Hardware Rough Set Processor Parallel Architecture in FPGA for Finding Core in Big Datasets. J. Artif. Intell. Soft Comput. Res. 11(2): 99-110 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.