"Novel gate-overlap tunnel FET based innovative ultra-low-power ternary ..."

Sanjay Vidhyadharan et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2020.03.006

access: closed

type: Journal Article

metadata version: 2021-09-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/VidhyadharanDVY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/VidhyadharanDVY20
Sanjay Vidhyadharan, Surya Shankar Dan, Abhay S. Vidhyadharan, Ramakant Yadav, Simhadri Hariprasad:
Novel gate-overlap tunnel FET based innovative ultra-low-power ternary flash ADC. Integr. 73: 101-113 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.