![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Designing efficient FPGA tiles for power-constrained ultra-low-power ..."
Anas Razzaq, Sajjad Rostami Sani, Andy Gean Ye (2021)
- Anas Razzaq
, Sajjad Rostami Sani, Andy Gean Ye
:
Designing efficient FPGA tiles for power-constrained ultra-low-power applications. Integr. 78: 124-134 (2021)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.