"Partitioning and ordering of CMOS circuits for switch level analysis."

Michael Payer (1991)

> Home

Details and statistics

DOI: 10.1016/S0167-9260(06)80011-8

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Payer91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Payer91
Michael Payer:
Partitioning and ordering of CMOS circuits for switch level analysis. Integr. 10(2): 113-141 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.