"Selecting test methodologies for PLAs and random logic modules in VLSI ..."

Sudipta Bhawmik, V. K. Narang, Parimal Pal Chaudhuri (1989)

> Home

Details and statistics

DOI: 10.1016/0167-9260(89)90005-9

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/BhawmikNC89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/BhawmikNC89
Sudipta Bhawmik, V. K. Narang, Parimal Pal Chaudhuri:
Selecting test methodologies for PLAs and random logic modules in VLSI circuits - an expert systems approach. Integr. 7(3): 267-281 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.