"A high-speed and low-latency hardware implementation of RC4 cryptographic ..."

Caiban Sun et al. (2023)

> Home

Details and statistics

DOI: 10.1002/CTA.3769

access: closed

type: Journal Article

metadata version: 2024-11-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/SunLCSPSY23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/SunLCSPSY23
Caiban Sun, Wenrui Liu, Jiafeng Cheng, Nengyuan Sun, Zhaokang Peng, Heng Sha, Weize Yu:
A high-speed and low-latency hardware implementation of RC4 cryptographic algorithm. Int. J. Circuit Theory Appl. 51(12): 5980-5996 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.