"Gate-level body biasing technique for high-speed sub-threshold CMOS logic ..."

Pasquale Corsonello, Marco Lanuzza, Stefania Perri (2014)

> Home

Details and statistics

DOI: 10.1002/CTA.1838

access: closed

type: Journal Article

metadata version: 2020-05-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/CorsonelloLP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/CorsonelloLP14
Pasquale Corsonello, Marco Lanuzza, Stefania Perri:
Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. Int. J. Circuit Theory Appl. 42(1): 65-70 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.