"Scheduling configuration memory error checks to improve the reliability of ..."

Nguyen Tran Huu Nguyen, Ediz Cetin, Oliver Diessel (2019)

> Home

Details and statistics

DOI: 10.1049/IET-CDT.2018.5001

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/NguyenCD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/NguyenCD19
Nguyen Tran Huu Nguyen, Ediz Cetin, Oliver Diessel:
Scheduling configuration memory error checks to improve the reliability of FPGA-based systems. IET Comput. Digit. Tech. 13(3): 154-165 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.