"Design of High-Performance Asynchronous Pipeline Using Synchronizing Logic ..."

Zhengfan Xia et al. (2012)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E95.C.1434

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/XiaIHK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/XiaIHK12
Zhengfan Xia, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama:
Design of High-Performance Asynchronous Pipeline Using Synchronizing Logic Gates. IEICE Trans. Electron. 95-C(8): 1434-1443 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.