"Low-Leakage and Low-Power Implementation of High-Speed Logic Gates."

Tsung-Yi Wu, Liang-Ying Lu (2009)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E92.C.401

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/WuL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/WuL09
Tsung-Yi Wu, Liang-Ying Lu:
Low-Leakage and Low-Power Implementation of High-Speed Logic Gates. IEICE Trans. Electron. 92-C(4): 401-408 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.