"A Bitwidth-Aware High-Level Synthesis Algorithm Using Operation Chainings ..."

Kotaro Terada, Masao Yanagisawa, Nozomu Togawa (2017)

> Home

Details and statistics

DOI: 10.1587/TRANSFUN.E100.A.2911

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/TeradaYT17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/TeradaYT17
Kotaro Terada, Masao Yanagisawa, Nozomu Togawa:
A Bitwidth-Aware High-Level Synthesis Algorithm Using Operation Chainings for Tiled-DR Architectures. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 100-A(12): 2911-2924 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.