"Evaluating Energy-Efficiency of DRAM Channel Interleaving Schemes for ..."

Satoshi Imamura et al. (2018)

> Home

Details and statistics

DOI: 10.1587/TRANSINF.2017EDP7296

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/ImamuraYIOSF18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/ImamuraYIOSF18
Satoshi Imamura, Yuichiro Yasui, Koji Inoue, Takatsugu Ono, Hiroshi Sasaki, Katsuki Fujisawa:
Evaluating Energy-Efficiency of DRAM Channel Interleaving Schemes for Multithreaded Programs. IEICE Trans. Inf. Syst. 101-D(9): 2247-2257 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.