![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"A 2.4-GHz all-digital phase-locked loop with a pipeline-ΔΣ ..."
Zixuan Wang et al. (2017)
- Zixuan Wang, Shanwen Hu, Zhikuang Cai, Bo Zhou, Xincun Ji, Rong Wang, Yufeng Guo:
A 2.4-GHz all-digital phase-locked loop with a pipeline-ΔΣ time-to-digital converter. IEICE Electron. Express 14(6): 20170095 (2017)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.