"A 1-GHz, 56.3-dB SFDR CMOS track-and-hold circuit with body-bias control ..."

Kenichi Ohhata et al. (2007)

> Home

Details and statistics

DOI: 10.1587/ELEX.4.701

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/OhhataYSY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/OhhataYSY07
Kenichi Ohhata, Kosuke Yayama, Yuichiro Shimizu, Kiichi Yamashita:
A 1-GHz, 56.3-dB SFDR CMOS track-and-hold circuit with body-bias control circuit. IEICE Electron. Express 4(22): 701-706 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.