"A signal degradation reduction method for memristor ratioed logic (MRL) gates."

Bosheng Liu et al. (2015)

> Home

Details and statistics

DOI: 10.1587/ELEX.12.20150062

access: open

type: Journal Article

metadata version: 2023-05-23

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/LiuWYHL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/LiuWYHL15
Bosheng Liu, Ying Wang, Zhiqiang You, Yinhe Han, Xiaowei Li:
A signal degradation reduction method for memristor ratioed logic (MRL) gates. IEICE Electron. Express 12(8): 20150062 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.