"Comprehensive Analysis and Optimization of Reliable Viterbi Decoder ..."

Sushanth Varada, Swapnil Katpally, Subha Sri Lakshmi Thiruveedhi (2020)

> Home

Details and statistics

DOI: 10.1007/S10836-020-05882-5

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/VaradaKT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/VaradaKT20
Sushanth Varada, Swapnil Katpally, Subha Sri Lakshmi Thiruveedhi:
Comprehensive Analysis and Optimization of Reliable Viterbi Decoder Circuits Implemented in Modular VLSI Design Logic Styles. J. Electron. Test. 36(3): 343-363 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.