"Built-In Fault Localization Circuitry for High Performance FPGA Based ..."

Ayan Palchaudhuri, Anindya Sundar Dhar (2017)

> Home

Details and statistics

DOI: 10.1007/S10836-017-5671-Z

access: closed

type: Journal Article

metadata version: 2020-09-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/PalchaudhuriD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/PalchaudhuriD17
Ayan Palchaudhuri, Anindya Sundar Dhar:
Built-In Fault Localization Circuitry for High Performance FPGA Based Implementations. J. Electron. Test. 33(4): 529-537 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.