"Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid ..."

Mamoru Ishizaka, Michihiro Shintani, Michiko Inoue (2020)

> Home

Details and statistics

DOI: 10.1007/S10836-020-05892-3

access: closed

type: Journal Article

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/et/IshizakaSI20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/et/IshizakaSI20
Mamoru Ishizaka, Michihiro Shintani, Michiko Inoue:
Area-Efficient and Reliable Error Correcting Code Circuit Based on Hybrid CMOS/Memristor Circuit. J. Electron. Test. 36(4): 537-546 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.