"Wirability-designing wiring space for chips and chip packages."

W. R. Heller, C. George Hsi, Wadie F. Mikhaill (1984)

> Home

Details and statistics

DOI: 10.1109/MDT.1984.5005649

access: closed

type: Journal Article

metadata version: 2020-11-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/HellerHM84
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/HellerHM84
W. R. Heller, C. George Hsi, Wadie F. Mikhaill:
Wirability-designing wiring space for chips and chip packages. IEEE Des. Test 1(3): 43-51 (1984)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.