"Low-Power High-Throughput Architecture for AV1 Arithmetic Decoder."

Jiovana Sousa Gomes et al. (2022)

> Home

Details and statistics

DOI: 10.1109/MDAT.2022.3186521

access: closed

type: Journal Article

metadata version: 2022-11-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dt/GomesBBR22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/GomesBBR22
Jiovana Sousa Gomes, Tulio Pereira Bitencourt, Sergio Bampi, Fábio Luís Livi Ramos:
Low-Power High-Throughput Architecture for AV1 Arithmetic Decoder. IEEE Des. Test 39(6): 119-127 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.