"Design Verification of FPGA Implementations."

Xiao-Tao Chen et al. (1999)

> Home

Details and statistics

DOI: 10.1109/54.765205

access: closed

type: Journal Article

metadata version: 2020-05-17

- view
  authority control:
- export record
  dblp key:
  - journals/dt/ChenHPML99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/ChenHPML99
Xiao-Tao Chen, Wei-Kang Huang, Nohpill Park, Fred J. Meyer, Fabrizio Lombardi:
Design Verification of FPGA Implementations. IEEE Des. Test Comput. 16(2): 66-73 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.