"A Survey on Post-Silicon Functional Validation for Multicore Architectures."

Padma Jayaraman, Ranjani Parthasarathi (2017)

> Home

Details and statistics

DOI: 10.1145/3107615

access: closed

type: Journal Article

metadata version: 2022-01-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/csur/JayaramanP17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/csur/JayaramanP17
Padma Jayaraman, Ranjani Parthasarathi:
A Survey on Post-Silicon Functional Validation for Multicore Architectures. ACM Comput. Surv. 50(4): 61:1-61:30 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.