"500 MHz 90 nm CMOS 2 \(\times \) VDD Digital Output Buffer Immunity to ..."

Chua-Chin Wang et al. (2019)

> Home

Details and statistics

DOI: 10.1007/S00034-018-0895-4

access: closed

type: Journal Article

metadata version: 2020-06-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/WangTDL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/WangTDL19
Chua-Chin Wang, Tsung-Yi Tsai, Yu-Lin Deng, Tzung-Je Lee:
500 MHz 90 nm CMOS 2 \(\times \) VDD Digital Output Buffer Immunity to Process and Voltage Variations. Circuits Syst. Signal Process. 38(2): 556-568 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.