default search action
"A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis ..."
Zhihao Xu et al. (2024)
- Zhihao Xu, Shikai Guo, Guilin Zhao, Peiyu Zou, Xiaochen Li, He Jiang:
A Novel HDL Code Generator for Effectively Testing FPGA Logic Synthesis Compilers. CoRR abs/2407.12037 (2024)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.