"Logic Design for On-Chip Test Clock Generation - Implementation Details ..."

Matthias Beck et al. (2007)

Details and statistics

DOI:

access: open

type: Informal or Other Publication

metadata version: 2018-08-13