"Improving GPGPU Performance via Cache Locality Aware Thread Block Scheduling."

Li-Jhan Chen et al. (2017)

> Home

Details and statistics

DOI: 10.1109/LCA.2017.2693371

access: closed

type: Journal Article

metadata version: 2021-05-04

- view
  authority control:
- export record
  dblp key:
  - journals/cal/ChenCWY17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cal/ChenCWY17
Li-Jhan Chen, Hsiang-Yun Cheng, Po-Han Wang, Chia-Lin Yang:
Improving GPGPU Performance via Cache Locality Aware Thread Block Scheduling. IEEE Comput. Archit. Lett. 16(2): 127-131 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.