"Modified flip-flop architecture to reduce hold buffers and peak power ..."

Prakash Narayanan et al. (2011)

> Home

Details and statistics

DOI: 10.1109/VTS.2011.5783776

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vts/NarayananMPSS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/NarayananMPSS11
Prakash Narayanan, Rajesh Mittal, Sumanth Poddutur, Vivek Singhal, Puneet Sabbarwal:
Modified flip-flop architecture to reduce hold buffers and peak power during scan shift operation. VTS 2011: 154-159

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.