"A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store ..."

Kenta Suzuki et al. (2023)

> Home

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185432

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/SuzukiHBUU23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/SuzukiHBUU23
Kenta Suzuki, Keizo Hiraga, Kazuhiro Bessho, Kimiyoshi Usami, Taku Umebayashi:
A 40 nm 2 kb MTJ-Based Non-Volatile SRAM Macro with Novel Data-Aware Store Architecture for Normally Off Computing. VLSI Technology and Circuits 2023: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.