"Impact of Modern Process Technologies on the Electrical Parameters of ..."

Debjit Sinha et al. (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.90

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SinhaLRBSZ07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SinhaLRBSZ07
Debjit Sinha, Jianfeng Luo, Subramanian Rajagopalan, Shabbir H. Batterywala, Narendra V. Shenoy, Hai Zhou:
Impact of Modern Process Technologies on the Electrical Parameters of Interconnects. VLSI Design 2007: 875-880

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.