"A Parallel Architectural Implementation Of The New Three-Step Search ..."

Kavish Seth et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1261071

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/SethRSKK04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/SethRSKK04
Kavish Seth, P. Rangarajan, S. Srinivasan, V. Kamakoti, V. Bala Kuteshwar:
A Parallel Architectural Implementation Of The New Three-Step Search Algorithm For Block Motion Estimation. VLSI Design 2004: 1071-1076

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.