"Incorporating PVT Variations in System-Level Power Exploration of On-Chip ..."

Sudeep Pasricha et al. (2008)

> Home

Details and statistics

DOI: 10.1109/VLSI.2008.14

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/PasrichaPKD08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PasrichaPKD08
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi, Nikil D. Dutt:
Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures. VLSI Design 2008: 363-370

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.