"FPGA Specific Speed-Area Optimized Architectures of Arithmetic Cores with ..."

Ayan Palchaudhuri, Anindya Sundar Dhar (2024)

> Home

Details and statistics

DOI: 10.1109/VLSID60093.2024.00109

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/PalchaudhuriD24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/PalchaudhuriD24
Ayan Palchaudhuri, Anindya Sundar Dhar:
FPGA Specific Speed-Area Optimized Architectures of Arithmetic Cores with Scan Insertion for Carry Chain Based Multi-level Logic Implementation. VLSID 2024: 617-622

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.