"An efficient automatic test generation system for path delay faults in ..."

Ananta K. Majhi et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ICVD.1995.512097

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MajhiJPA95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MajhiJPA95
Ananta K. Majhi, James Jacob, Lalit M. Patnaik, Vishwani D. Agrawal:
An efficient automatic test generation system for path delay faults in combinational circuits. VLSI Design 1995: 161-165

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.