"An Approach to Evaluating the Effects of Realistic Faults in Digital Circuits."

Zbigniew Kalbarczyk et al. (1999)

> Home

Details and statistics

DOI: 10.1109/ICVD.1999.745158

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/KalbarczykPLI99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/KalbarczykPLI99
Zbigniew Kalbarczyk, Janak H. Patel, Myeong S. Lee, Ravishankar K. Iyer:
An Approach to Evaluating the Effects of Realistic Faults in Digital Circuits. VLSI Design 1999: 260-265

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.