"A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and ..."

Aditya Jagirdar, Roystein Oliveira, Tapan J. Chakraborty (2008)

> Home

Details and statistics

DOI: 10.1109/VLSI.2008.99

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/JagirdarOC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/JagirdarOC08
Aditya Jagirdar, Roystein Oliveira, Tapan J. Chakraborty:
A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits. VLSI Design 2008: 39-44

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.