"40nm Ultra-low Leakage SRAM with Embedded Sub-threshold Analog Closed Loop ..."

Kedar Janardan Dhori et al. (2022)

> Home

Details and statistics

DOI: 10.1109/VLSID2022.2022.00050

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/DhoriKLUCCPPN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/DhoriKLUCCPPN22
Kedar Janardan Dhori, Promod Kumar, Christophe Lecocq, Pascal Urard, Olivier Callen, Florian Cacho, Maryline Parra, Prashant Pandey, Daniel Noblet:
40nm Ultra-low Leakage SRAM with Embedded Sub-threshold Analog Closed Loop System for Efficient Source Biasing of the Memory Array in Retention Mode. VLSID 2022: 216-221

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.