"Performance and Energy Benefits of Instruction Set Extensions in an FPGA ..."

Partha Biswas et al. (2006)

> Home

Details and statistics

DOI: 10.1109/VLSID.2006.131

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/BiswasBDIP06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/BiswasBDIP06
Partha Biswas, Sudarshan Banerjee, Nikil D. Dutt, Paolo Ienne, Laura Pozzi:
Performance and Energy Benefits of Instruction Set Extensions in an FPGA Soft Core. VLSI Design 2006: 651-656

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.