"A 100-GbE reverse gearbox IC in 40nm CMOS for supporting legacy 10- and ..."

Taehun Yoon et al. (2015)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2015.7231262

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/YoonLHLLKWPB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/YoonLHLLKWPB15
Taehun Yoon, Joon-Yeong Lee, Kwangseok Han, Jeong-Sup Lee, Sangeun Lee, Taeho Kim, Hyosup Won, Jinho Park, Hyeon-Min Bae:
A 100-GbE reverse gearbox IC in 40nm CMOS for supporting legacy 10- and 40-GbE standards. VLSIC 2015: 212-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.