"A 23mW 24GS/s 6b Time-interleaved hybrid two-step ADC in 28nm CMOS."

Benwei Xu, Yuan Zhou, Yun Chiu (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573535

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/XuZC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/XuZC16
Benwei Xu, Yuan Zhou, Yun Chiu:
A 23mW 24GS/s 6b Time-interleaved hybrid two-step ADC in 28nm CMOS. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.